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A custom laboratory electronic timer
circuit measures the durations of suc-
cessive cycles of nominally highly stable
input clock signals in as many as eight
channels, for the purpose of statisti-
cally quantifying the small instabilities
of these signals. The measurement data
generated by this timer are sent to a
personal computer running software
that integrates the measurements to
form a phase residual for each channel
and uses the phase residuals to com-
pute Allan variances for each channel.
(The Allan variance is a standard statis-
tical measure of instability of a clock
signal.)   Like other laboratory clock-
cycle-measuring circuits, this timer uti-
lizes an externally generated reference
clock signal having a known frequency
(100 MHz) much higher than the fre-
quencies of the input clock signals (be-
tween 100 and 120 Hz). It counts the
number of reference-clock cycles that
occur between successive rising edges
of each input clock signal of interest,
thereby affording a measurement of
the input clock-signal period to within
the duration (10 ns) of one reference
clock cycle. Unlike typical prior labora-
tory clock-cycle-measuring circuits, this
timer does not skip some cycles of the
input clock signals. The non-cycle-skip-
ping feature is an important advantage
because in applications that involve in-
tegration of measurements over long
times for characterizing nominally
highly stable clock signals, skipping cy-
cles can degrade accuracy.
The timer includes a field-program-
mable gate array that functions as a
20-bit counter running at the refer-
ence clock rate of 100 MHz. The
timer also includes eight 20-bit latch-
ing circuits  one for each channel
 at the output terminals of the
counter. Each transition of an input
signal from low to high causes the cor-
responding latching circuit to latch
the count at that instant. Each such
transition also sets a status flip-flop
circuit to indicate the presence of the
latched count. A microcontroller
reads the values of all eight status flip-
flops and then reads the latched
count for each channel for which the
flip-flop indicates the presence of a
count. Reading the count for each
channel automatically causes the flip-
flop of that channel to be reset. The
microcontroller places the counts in
time order, identifies the channel
number for each count, and transmits
these data to the personal computer.
This work was done by Steven Cole of Cal-
tech for NASA’s Jet Propulsion Labora-
tory. Further information is contained in a
TSP (see page 1).
The software used in this innovation is
available for commercial licensing. Please
contact Don Hart of the California Institute
of Technology at (818) 393-3425. Refer to
NPO-40233.
Eight-Channel Continuous Timer
This timer measures every cycle of every input clock signal.
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of locations is optimal in the sense that it
yields an optimal combination of gains,
matched 3-dB widths, low cross-polariza-
tion, and low side-lobe levels. The ellipti-
cal shape of the scanning mirror was cho-
sen, from among a number of su-
perquadric shapes, as the one that results
in the lowest overall side-lobe levels.
This work was done by Ziad A. Hussein of
Caltech and Ken Green of Microwave Engi-
neering Corp. for NASA’s Jet Propulsion
Laboratory. Further information is con-
tained in a TSP (see page 1).
NPO-30506
Proposed modifications of an offset-
quadri-phase-shift keying (offset-
QPSK) transmitter and receiver would
reduce the amount of signal process-
ing that must be done in the receiver
to resolve the QPSK fourfold phase
ambiguity. Resolution of the phase am-
biguity is necessary in order to syn-
chronize, with the received carrier sig-
nal, the signal generated by a local
oscillator in a carrier-tracking loop in
the receiver. Without resolution of the
fourfold phase ambiguity, the loop
could lock to any of four possible
phase points, only one of which has
the proper phase relationship with the
carrier.
Reduction of Phase Ambiguity in an Offset-QPSK Receiver
Ambiguity would be reduced to twofold at no cost in power efficiency.
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Figure 1. This Carrier-Tracking Loop of an offset-QPSK receiver differs from a maximum a posteriori
(MAP) carrier-tracking loop of a non-offset-QPSK receiver by incorporating a unit that imposes a delay
of one symbol period (T).
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